Difference between revisions of "RK3036"
From Rockchip open source Document
(Created page with " Rockchip RK3036 is a low power, high performance processor solution for IoT, OTT TV BOX, and other digital multimedia applications, and integrates dual-core Cortex-A7, with s...") |
(No difference)
|
Revision as of 07:44, 6 December 2017
Rockchip RK3036 is a low power, high performance processor solution for IoT, OTT TV BOX, and other digital multimedia applications, and integrates dual-core Cortex-A7, with separate NEON coprocessor and 128KB L2 Cache.It also integrates Mali 400 GPU.
Overview
RK3036 have very good Linux support including U-Boot, kernel, graphics, video decoder and encoder.
RK3036 SoC Feature
- CPU
- Dual-core ARM Cortex-A7 MPCore processor, a high-performance, low-power and cached application processor
- Full implementation of the ARM architecture v7-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerated media and signal processing computation
- Integrated 32KB L1 instruction cache, 32KB L1 data cache with 4-way set associative
- 128KByte unified L2 Cache
- GPU
- ARM Mali400
- High performance OpenGL ES1.1 and 2.0, OpenVG1.1 etc
- Embedded 1 shader core with shared hierarchical tiler
- Memory
- 8KB internal SRAM
- Dynamic Memory Interface (DDR3/DDR3L): Compatible with JEDEC standard DDR3/DDR3L SDRAM. Data rates up to1066Mbps(533MHz) for DDR3/DDR3L. Support up to 2 ranks (chip selects),maximum 1GB address space per rank
- Nand Flash Interface: Support asynchronous nand flash, each channel 8bits,1 bank
- eMMC Interface: Compatible with standard eMMC interface, Support MMC4.5 protocol
- SD/MMC Interface: Compatible with SD2.0, MMC4.5
- Serial Flash Controller(SFC): One on-chip SFC inside RK3036
- System Component
- Timer: Four on-chip 64bits Timers in SOC with interrupt-based operation
- PWM: Four on-chip PWMs with interrupt-based operation
- WatchDog: 32 bits watchdog counter width
- Video
- Real-time video decoder of MPEG-1, MPEG-2, MPEG-4,H.263, H.264, VP8, MVC
- H.264 up to HP level 5.2 : 1080p@30fps (1920x1088)
- MPEG-4 up to ASP level 5 : 1080p@30fps (1920x1088)
- MPEG-2 up to MP : 1080p@30fps (1920x1088)
- MPEG-1 up to MP : 1080p@30fps (1920x1088)
- H.263 : 576p@30fps (720x576)
- VP8 : 1080p@30fps (1920x1088)
- MVC : 1080p@30fps (1920x1088)
- HEVC/H.265 decoder according to Main specification. Support up to 1920x1088 (1080P@30fps) resolution
- JPEG Codec
- Decoder size is from 48x48 to 8176x8176(66.8Mpixels). Maximum data rate is up to 76million pixels per second
- Encoder image size up to 8192x8192(64million pixels) from 96x32. Maximum data rate up to 90million pixels per second
- Display
- HDMI interface: HDMI version 1.4a, HDCP revision 1.2 and DVI version 1.0 compliant transmitter. Supports DTV from 480i to 1080i/p HD resolution
- CVBS interface: 10-bit Resolution. PAL/NTSC encoding
- Camera
- Not camera interface. Only support USB camera
- Audio
- I2S/PCM with 8 channels: Up to 8 channels (4xTX, 1xRX). Audio resolution from 16bits to 32bits. Sample rate up to 192KHz
- SPDIF: Support 8 channels audio stream.
- Audio Codec: 24bit DAC with 95dB SNR. Support Line-out. Support Mono, Stereo, 5.1 HiFi channel performance. Integrated digital interpolation and decimation filter.
- Connectivity
- SDIO interface: Embedded one SDIO interface, Compatible with SDIO 3.0 protocol
- EMAC 10/100M Ethernet Controller: IEEE802.3u compliant Ethernet Media Access Controller(MAC). Support only RMII(Reduced MII) mode. 10Mbps and 100Mbps compatible
- SPI Controller: One on-chip SPI controller
- UART Controller: Three on-chip UART controllers
- I2C controller: Three on-chip I2C controllers
- USB Host2.0: Compatible with USB Host2.0 specification. Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
- USB OTG2.0: Compatible with USB OTG2.0 specification. Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
- Other
- eFuse: One 256bits high-density electrical Fuse, organized as 32x8bits
see http://www.rock-chips.com/a/cn/product/rk30/2014/0924/520.html for details