Difference between revisions of "Main Page"

From Rockchip open source Document
Jump to: navigation, search
 
(18 intermediate revisions by the same user not shown)
Line 1: Line 1:
−
 
−
<span style="font-size:xx-large;">'''[[Linux_SDK|Rockchip Linux SDK]]'''</span><span style="font-size:small;">(click to enter)</span>
 
−
 
−
<span style="font-size:small;">Rockchip Linux SDK is an&nbsp;official Linux release.&nbsp; Please contact&nbsp;'''service@rock-chips.com''' if you need business support.&nbsp;This page is for open source community. Please go to [[Linux_SDK|here]]&nbsp;if you want to use&nbsp;Rockchip Linux SDK</span>
 
−
 
−
*[[Download|<span style="font-size:large;">Firmware Download</span>]]
 
−
**<span style="font-size:small;">Please go to [[Download|here]] if you want to download prebuilt Image for Rockchip Linux SDK</span> 
 
−
 
−
&nbsp;
 
  
 
= '''Source code''' =
 
= '''Source code''' =
  
−
Rockchip provide open source software on Github including fully support for Linux Based OS:
+
Community source code:
  
 
*Github: [https://github.com/rockchip-linux rockchip-linux]  
 
*Github: [https://github.com/rockchip-linux rockchip-linux]  
  
−
You can also find software for Rockchip SoCs from Upstream:
+
Mainline&nbsp;sourcecode:
  
 
*[https://www.kernel.org/ Linux kernel]  
 
*[https://www.kernel.org/ Linux kernel]  
Line 22: Line 13:
 
*[https://github.com/OP-TEE/optee_os OP-TEE OS]  
 
*[https://github.com/OP-TEE/optee_os OP-TEE OS]  
  
−
If you are using a Chrombook with Rockchip SoC, you can use:
+
If you are using a Chromebook with Rockchip SoC, you can use:
  
 
*[https://chromium.googlesource.com/chromiumos/third_party/coreboot Chromium OS&nbsp;Coreboot]  
 
*[https://chromium.googlesource.com/chromiumos/third_party/coreboot Chromium OS&nbsp;Coreboot]  
Line 28: Line 19:
  
 
&nbsp;
 
&nbsp;
 +
 +
&nbsp;
 +
 +
&nbsp;
 +
 +
&nbsp;
 +
  
  
Line 51: Line 49:
  
 
|  
 
|  
−
TRM
+
[[Media:Rockchip_PX30_TRM_V1.1_Part1-20180917.pdf|TRM]]
  
−
[[Media:Rockchip_PX30_Datasheet_V1.0-20190515-Open_Source.pdf|Datasheet]]
+
[[Media:Rockchip_PX30_Datasheet_V1.4-20191227.pdf|Datasheet]]
  
 
[[Media:Px30_hardware_reference.zip|Schematic&Layout Guide]]
 
[[Media:Px30_hardware_reference.zip|Schematic&Layout Guide]]
−
 
−
|-
 
−
| style="text-align: center;" | RK1808
 
−
|
 
−
Dual-core Cortex-A35 CPU
 
−
 
−
NPU up to 3.0TOPs
 
−
 
−
|
 
−
[[Media:Rockchip_RK1808_TRM_Part1_V1.2--20190826_open_source.rar|TRM]]
 
−
 
−
[[Media:Rockchip_RK1808_Datasheet_V1.2_20190527.pdf|Datasheet]]
 
−
 
−
[[Media:Rk1808_hardware_reference.zip|Schematic&Layout Guide]]
 
  
 
|-
 
|-
Line 81: Line 65:
 
[[Media:Rockchip_RK3288_TRM_V1.2_Part1-20170321.pdf|TRM]]
 
[[Media:Rockchip_RK3288_TRM_V1.2_Part1-20170321.pdf|TRM]]
  
−
[[Media:Rockchip_RK3288_Datasheet_V2.6-20191112.pdf|Datasheet]]
+
[[Media:Rockchip_RK3288_Datasheet_V2.7-20191227.pdf|Datasheet]]
  
 
[[Media:Rk3288_hardware_reference.zip|Schematic&Layout Guide]]
 
[[Media:Rk3288_hardware_reference.zip|Schematic&Layout Guide]]
Line 95: Line 79:
 
[[Media:Rockchip_RK3328TRM_V1.1-Part1-20170321.pdf|TRM]]
 
[[Media:Rockchip_RK3328TRM_V1.1-Part1-20170321.pdf|TRM]]
  
−
[[Media:Rockchip_RK3328_Datasheet_V1.2-20180205.pdf|Datasheet]]
+
[[Media:Rockchip_RK3328_Datasheet_V1.3-20200310.pdf|Datasheet]]
  
 
[[Media:Rk3328_hardware_reference.zip|Schematic&Layout Guide]]
 
[[Media:Rk3328_hardware_reference.zip|Schematic&Layout Guide]]
Line 111: Line 95:
 
[[Media:Rockchip_RK3399TRM_V1.4_Part1-20170408.pdf|TRM]]
 
[[Media:Rockchip_RK3399TRM_V1.4_Part1-20170408.pdf|TRM]]
  
−
[[Media:Rockchip_RK3399_Datasheet_V2.0-20191010.pdf|Datasheet]]
+
[[Media:Rockchip_RK3399_Datasheet_V2.1-20200323.pdf|Datasheet]]
  
 
[[Media:RK3399_hardware_reference2019.zip|Schematic&Layout Guide]]
 
[[Media:RK3399_hardware_reference2019.zip|Schematic&Layout Guide]]
  
 
|-
 
|-
−
| style="text-align: center;" | RK3399Pro
+
| style="width: 92px; text-align: center;" | [[RK3568|RK3568]]
 +
| style="width:286px;" |
 +
Quad-core Cortex-A55 up to 2.0GHz
 +
 
 +
Mali-G52 GPU
 +
 
 +
1TOPS NPU
 +
 
 +
| style="width:189px;" |
 +
[[Media:Rockchip_RK3568_TRM_Part1_V1.3-20220930P.PDF|TRM]]
 +
 
 +
[[Media:Rockchip_RK3568_Datasheet_V1.3-20220929P.PDF|Datasheet]]
 +
 
 +
[[Media:RK3568_hardware_reference_20220806.zip|Schematic&Layout Guide]]
 +
 
 +
|-
 +
| style="text-align: center;" | RK3506
 +
|
 +
Tripple A7 CPU/M0 MCU
 +
 
 +
2x USB2.0, 2x RMII
 +
 
 +
DSMC(Local Parallel Bus)
 +
 
 +
Flexbus（ADC/DAC）
 +
 
 
|  
 
|  
−
Dual-core Cortex-A72
+
[[Media:Rockchip_RK3506_TRM_Part_1_V1.2-20250811.pdf|TRM]]
 +
 
 +
[[Media:Rockchip_RK3506G2_Datasheet_V1.3-20250811.pdf|Datasheet]]
 +
 
 +
[[Media:rk3506_hardware_reference_20250527.zip|Schematic&Layout Guide]]
  
 +
|-
 +
| style="text-align: center;" | RV1126B
 +
|
 
Quad-core Cortex-A53 CPU
 
Quad-core Cortex-A53 CPU
  
−
MALI-T860 MP4 GPU
+
Separately Integrated Neon and FPU
 +
 
 +
Up to 3 TOPS
  
−
NPU up to 3.0TOPS
+
Maximum 12-Megapixel ISP and Post Processor
  
 
|  
 
|  
−
TRM
+
[[Media:Rockchip_RV1126B_TRM_Part_1_V1.0_20250427_(public).pdf|TRM]]
  
−
Datasheet
+
[[Media:Rockchip_RV1126B_Datasheet_V1.3-20250822_(public).pdf|Datasheet]]
  
−
[[Media:Rk3399pro_hardware_reference.zip|Schematic&Layout Guide]]
+
&nbsp;
  
 
|}
 
|}
 +
 +
&nbsp;
  
 
&nbsp;
 
&nbsp;

Latest revision as of 02:59, 9 September 2025

Source code

Community source code:

Mainline sourcecode:

If you are using a Chromebook with Rockchip SoC, you can use:

 

 

 

 




Hardware Support

Rockchip official hardware document release(please click to enter soc detail or download):

SoC

Description

Download

PX30

Quad-core Cortex-A35 CPU

Mali-G31 MP2 GPU

TRM

Datasheet

Schematic&Layout Guide

RK3288

Quad-core Cortex-A17 CPU

MALI-T760 MP4 GPU

TRM

Datasheet

Schematic&Layout Guide

RK3328

Quad-core Cortex-A53 CPU

MALI-450 MP2 GPU

TRM

Datasheet

Schematic&Layout Guide

RK3399

Dual-core Cortex-A72

Quad-core Cortex-A53 CPU

MALI-T860 MP4 GPU

TRM

Datasheet

Schematic&Layout Guide

RK3568

Quad-core Cortex-A55 up to 2.0GHz

Mali-G52 GPU

1TOPS NPU

TRM

Datasheet

Schematic&Layout Guide

RK3506

Tripple A7 CPU/M0 MCU

2x USB2.0, 2x RMII

DSMC(Local Parallel Bus)

Flexbus（ADC/DAC）

TRM

Datasheet

Schematic&Layout Guide

RV1126B

Quad-core Cortex-A53 CPU

Separately Integrated Neon and FPU

Up to 3 TOPS

Maximum 12-Megapixel ISP and Post Processor

TRM

Datasheet

 

 

 

Hardware dev board on market:

Device List

 

Software development 

Feedback

Any question about software module on github, please ask at issue page of github project.

If you have any other questions, please feel free to contact us, your feedback is the motivation for us to improve this Document website,

Email-to: opensource@rock-chips.com

Retrieved from "http://opensource.rock-chips.com/index.php?title=Main_Page&oldid=2256"